Search

newsletter.semianalysis.com › p

Scaling the Memory Wall: The Rise and Roadmap of HBM

… The other difference is at the back-end, where the HBM needs to be stacked to 9 or 13 layers in total 8/12 DRAM layers on top of a logic base die at the bottom . Along with CoWoS, HBM has brought packaging technology to the mainstream. …

Aug 12, 2025 · Dylan Patel

newsletter.semianalysis.com › p › vlsi2025

Intel 18A Details & Cost, Future of DRAM 4F2 vs 3D, Backside Power Adoption (or Not), China's FlipFET, Digital Twins from Atoms to Fabs, and More

… While TSMC did not give any hints on when this will be ready for productization, it does show huge potential for future generations of this technology, which will fundamentally change how chips are designed. DRAM: 4F 2 and 3D DRAM has two inflection points on its 5-year roadmap: 4F 2 and 3D. …

Jul 21, 2025 · Dylan Patel