Episode Archive
…Design Alliance collect data from almost all electronic design automation companies… Podcast EP339: Unique Scalable, Power-Efficient AI Technology from EdgeCortix with Dr. Sakya Dasgupta by Daniel Nenni on 04-10-2026…
Search
The Shift to System-Level AI Drives Next-Generation Silicon - Semiwiki
…The N2 family includes several variants designed to address different performance needs. The base N2 node entered production in 2025, followed by N2P in 2026 as an enhanced version. N2X, expected in…
Closing the Reality Gap: A New Architecture for 1.8-Tb/s Chiplet Governance - Semiwiki
…With over two decades of experience in SI/PI, electromagnetic field theory, and system-level architecture, he has been a pivotal force in bridging the gap between cutting-edge silicon design and…
AI Frameworks Engineer - Semiwiki
AI Frameworks Engineer by Admin on 05-18-2026 at 3:34 pm View Forum Posts View Articles Private Message Website Intel Job Description: The Intel NPU organization is dedicated to the…
Foundation IP for Intel 18A: Technical Overview and Why It Matters - Semiwiki
…Synopsys Foundation IP for Intel 18A matters because it turns a cutting-edge manufacturing process into a practical design platform that companies can use to build real, reliable, power-efficient chips faster…
Akeana Collaborates with Samsung Electronics, Fast-Tracking RISC-V Customers and Ecosystem for Server and Agentic AI Silicon - Semiwiki
Akeana Collaborates with Samsung Electronics, Fast-Tracking RISC-V Customers and Ecosystem for Server and Agentic AI Silicon by Daniel Nenni on 06-15-2026 at 10:00 am View Forum Posts…
Pushing the Packed SIMD Extension Over the Line: An Update on the Progress of Key RISC-V Extension - Semiwiki
The rapid growth of signal processing workloads in embedded, mobile, and edge computing systems has intensified the need for efficient, low-latency computation. Rich Fuhler’s update on the RISC-V Packed…
RISC-V and AI: The Architecture Shift Is Now - Semiwiki
…Neural networks, transformer models, vector processing, sparse computation, and edge inference all benefit from customized hardware acceleration. RISC-V enables designers to create custom instruction extensions that target these workloads directly. Rather…
SRAM compilers targeting automotive SoCs on advanced nodes - Semiwiki
…These are advanced nodes just behind cutting-edge processes for benign-environment SoCs, with appropriate steps to help designers achieve automotive-level reliability and functional safety (FuSa) requirements while meeting PPA goals…
Rambus Delivers Complete DDR5 Client Chipset for High-Speed CUDIMM and CSODIMM Memory Modules - Semiwiki
Rambus Delivers Complete DDR5 Client Chipset for High-Speed CUDIMM and CSODIMM Memory Modules by Daniel Nenni on 06-09-2026 at 8:00 am View Forum Posts View Articles Private Message…