Senior VLSI Verification Engineer - Semiwiki
…Experience with formal verification or mixed-signal simulation. Responsibilities Develop and maintain advanced verification environments using SystemVerilog and UVM, ensuring scalability, configurability, and reusability across multiple IPs. Design, implement, and execute comprehensive…