AI Frameworks Engineer - Semiwiki
… Experience in AI hardware accelerators, GPU, heterogeneous architectures software development. …
Search
Senior Cloud Software Development Engineer - Semiwiki
… Optimize software to achieve performance requirements including low latency, high bandwidth, and high reliability Implement and enhance communication protocols across multiple layers of the communications stack Cross-Functional Collaboration & Requirements Collaborate with cross-functional teams to… …
AI Embedded Engineer - Semiwiki
… You will work closely with hardware and system architects, software and hardware engineers, influencing both software and hardware decisions. …
2 sources covering this — show 1 more
Senior Compiler Engineer - Semiwiki
… Collaborating closely with hardware design teams and Intel development community, your contributions will directly impact Intel’s next-generation GPU architectures. …
Senior Staff Post-Silicon Engineer - Semiwiki
… Working alongside diverse engineering teams, you’ll tackle sophisticated validation challenges, drive technological innovation, and shape the development of next-generation hardware platforms. …
Senior RTL Design Engineer - Semiwiki
… 7+ years of experience in RTL design using Verilog, or System Verilog, with strong knowledge of hardware modeling and logic debug environments. …
The Great Divide: A Tale of Three Hardware Emulation Architectures - Semiwiki
… A broad ecosystem of speed bridges enabled direct interaction with real hardware interfaces, allowing software and hardware to be validated together in realistic operating conditions. …
Sr. Infrastructure Engineer – Storage - Semiwiki
… Responsibilities include: • Plan, manage, and optimize installation, configuration, and tuning of SAN, Software Defined Storage SDS , NAS, S3, and backup solutions such as Veeam, SnapVault, etc. • Design and implement scalable storage and backup infrastructure modifications; assist and document con… …
CEO Interview with Vivek Raghunathan of Xscape Photonics - Semiwiki
… Our customers are constantly optimizing hardware for maximizing Tokens/s/MW and minimizing cost of token generation. …